
Vishay Siliconix

HALOGEN FREE

### **E Series Power MOSFET**

PRODUCT SUMMARY					
V <sub>DS</sub> (V) at T <sub>J</sub> max.	nax. 650				
R <sub>DS(on)</sub> typ. (Ω) at 25 °C	V <sub>GS</sub> = 10 V 0.153				
Q <sub>g</sub> max. (nC)	83				
Q <sub>gs</sub> (nC)	11				
Q <sub>gd</sub> (nC)	20				
Configuration	Single				



#### **FEATURES**

- Fully lead (Pb)-free device
- Low figure-of-merit (FOM) R<sub>on</sub> x Q<sub>a</sub>
- Low input capacitance (Ciss)
- · Reduced switching and conduction losses
- Ultra low gate charge (Q<sub>q</sub>)
- Avalanche energy rated (UIS)
- · Kelvin connection for reduced gate noise
- Material categorization: for definitions of compliance please see <a href="https://www.vishav.com/doc?99912">www.vishav.com/doc?99912</a>

### **APPLICATIONS**

- Server and telecom power supplies
- Switch mode power supplies (SMPS)
- Power factor correction power supplies (PFC)
- Lighting
  - High-intensity discharge (HID)
  - Fluorescent ballast lighting
- Industrial
  - Welding
  - Induction heating
  - Motor drives
  - Battery chargers
  - Renewable energy
  - Solar (PV inverters)

ORDERING INFORMATION	
Package	PowerPAK 8 x 8
Lead (Pb)-free and Halogen-free	SiHH21N60E-T1-GE3

ABSOLUTE MAXIMUM RATINGS	T <sub>C</sub> = 25 °C, un	less otherwis	se noted)		
PARAMETER			SYMBOL	LIMIT	UNIT
Drain-Source Voltage			V <sub>DS</sub>	600	V
Gate-Source Voltage	$V_{GS}$	± 30	7 v		
Continuous Prain Current (T = 150 °C)	V <sub>GS</sub> at 10 V	$T_C = 25 ^{\circ}C$ $T_C = 100 ^{\circ}C$	- I <sub>D</sub>	20	
Continuous Drain Current (T <sub>J</sub> = 150 °C)	V <sub>GS</sub> at 10 V	T <sub>C</sub> = 100 °C		12	Α
Pulsed Drain Current <sup>a</sup>	I <sub>DM</sub>	48	1		
Linear Derating Factor				1.4	W/°C
Single Pulse Avalanche Energy b		E <sub>AS</sub>	226	mJ	
Maximum Power Dissipation	$P_{D}$	104	W		
Operating Junction and Storage Temperature Range			T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C
Drain-Source Voltage Slope T <sub>J</sub> = 125 °C			dV/dt	70	V/ns
Reverse Diode dV/dt <sup>c</sup>	29	V/IIS			

### Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature.
- b.  $V_{DD}$  = 140 V, starting  $T_J$  = 25 °C, L = 28.2 mH,  $R_g$  = 25  $\Omega$ ,  $I_{AS}$  = 4 A.
- c.  $I_{SD} \le I_D$ , dI/dt = 100 A/ $\mu$ s, starting  $T_J = 25$  °C.



Vishay Siliconix

THERMAL RESISTANCE RATINGS				
PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R <sub>thJA</sub>	40	52	°C/W
Maximum Junction-to-Case (Drain)	R <sub>thJC</sub>	0.55	0.72	G/ VV

PARAMETER	SYMBOL	TES	MIN.	TYP.	MAX.	UNIT	
Static							
Drain-Source Breakdown Voltage	V <sub>DS</sub>	V <sub>GS</sub> =	= 0 V, I <sub>D</sub> = 250 μA	600	-	-	V
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Referenc	e to 25 °C, I <sub>D</sub> = 1 mA	-	0.64	-	V/°C
Gate-Source Threshold Voltage (N)	V <sub>GS(th)</sub>	V <sub>DS</sub> =	V <sub>GS</sub> , I <sub>D</sub> = 250 μA	2	-	4	V
Cata Sauraa Laakaaa	I <sub>GSS</sub>	,	V <sub>GS</sub> = ± 20 V		-	± 100	nA
Gate-Source Leakage		,	$V_{GS} = \pm 30 \text{ V}$	-	-	± 1	μΑ
Zava Cata Valtaga Dvaia Cuwant		V <sub>DS</sub> =	600 V, V <sub>GS</sub> = 0 V	-	-	1	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 480 V	, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125 °C	-	-	50	μA
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 11 A	-	0.153	0.176	Ω
Forward Transconductance	9 <sub>fs</sub>	V <sub>DS</sub>	= 30 V, I <sub>D</sub> = 11 A	-	8.1	-	S
Dynamic				•	•	•	
Input Capacitance	C <sub>iss</sub>		$V_{GS} = 0 V$	-	2015	-	
Output Capacitance	C <sub>oss</sub>	,	$V_{DS} = 100 \text{ V},$	_	93	-	
Reverse Transfer Capacitance	$C_{rss}$		f = 1 MHz	_	6	-	
Effective Output Capacitance, Energy Related <sup>a</sup>	C <sub>o(er)</sub>	V <sub>DS</sub> = 0 V to 480 V, V <sub>GS</sub> = 0 V		-	60	-	pF
Effective Output Capacitance, Time Related <sup>b</sup>	C <sub>o(tr)</sub>			-	254	-	
Total Gate Charge	Qq			-	55	83	
Gate-Source Charge	Q <sub>gs</sub>	V <sub>GS</sub> = 10 V		-	11	-	nC
Gate-Drain Charge	Q <sub>qd</sub>			-	20	-	1
Turn-On Delay Time	t <sub>d(on)</sub>			-	20	40	
Rise Time	t <sub>r</sub>	V <sub>DD</sub> = 480 V, I <sub>D</sub> = 11 A,		-	32	68	
Turn-Off Delay Time	t <sub>d(off)</sub>		$= 10 \text{ V}, \text{ R}_{\text{g}} = 9.1 \Omega$	-	68	102	ns
Fall Time	t <sub>f</sub>			_	45	90	
Gate Input Resistance	$R_g$	f = 1	MHz, open drain	0.3	0.6	1.3	Ω
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I <sub>S</sub>	MOSFET sym showing the		-	-	20	
Pulsed Diode Forward Current	I <sub>SM</sub>	integral reverse p - n junction diode		-	-	48	A
Diode Forward Voltage	V <sub>SD</sub>	T <sub>J</sub> = 25 °C	C, I <sub>S</sub> = 11 A, V <sub>GS</sub> = 0 V	-	0.9	1.2	V
Reverse Recovery Time	t <sub>rr</sub>			-	297	594	ns
Reverse Recovery Charge	Q <sub>rr</sub>	T <sub>J</sub> = 25 °C, I <sub>F</sub> = I <sub>S</sub> = 11 A, dl/dt = 100 A/ $\mu$ s, V <sub>B</sub> = 25 V		8.4	μC		
Reverse Recovery Current	I <sub>RRM</sub>		ιυυ Α/μs, v <sub>R</sub> = 25 V	_	26	<del>  _</del>	A

### Notes

- a.  $C_{oss(er)}$  is a fixed capacitance that gives the same energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 % to 80 %  $V_{DS}$ .
- b.  $C_{oss(tr)}$  is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 % to 80 %  $V_{DS}$ .



### TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 -  $C_{OSS}$  and  $E_{OSS}$  vs.  $V_{DS}$ 






Fig. 7 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Typical Source-Drain Diode Forward Voltage




Fig. 9 - Maximum Safe Operating Area




Fig. 10 - Maximum Drain Current vs. Case Temperature




Fig. 11 - Temperature vs. Drain-to-Source Voltage






Fig. 12 - Normalized Thermal Transient Impedance, Junction-to-Case




Fig. 13 - Normalized Thermal Transient Impedance, Junction-to-Ambient




Fig. 14 - Switching Time Test Circuit




Fig. 15 - Switching Time Waveforms




Fig. 16 - Unclamped Inductive Test Circuit




Fig. 17 - Unclamped Inductive Waveforms






Fig. 18 - Basic Gate Charge Waveform





Fig. 19 - Gate Charge Test Circuit

### Peak Diode Recovery dV/dt Test Circuit







Fig. 20 - For N-Channel


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?91584">www.vishay.com/ppg?91584</a>.






# PowerPAK® 8 x 8 Case Outline







DIM.		MILLIMETERS			INCHES			
DIIVI.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		
A <sup>8</sup>	0.95	1.00	1.05	0.037	0.039	0.041		
A1	0.00	-	0.05	0.000	-	0.002		
A2		020 ref.			0.008 ref.			
b <sup>4</sup>	0.95	1.00	1.05	0.037	0.039	0.041		
D	7.90	8.00	8.10	0.311	0.315	0.319		
D2	7.10	7.20	7.30	0.280	0.283	0.287		
D3		0.40 BSC			0.016 BSC			
е		2.00 BSC			0.079 BSC			
E	7.90	8.00	8.10	0.311	0.315	0.319		
E2	4.30	4.35	4.40	0.169	0.171	0.173		
E3		0.40 BSC			0.016 BSC			
K	2.75 BSC		0.108 BSC					
L	0.45	0.50	0.55	0.018	0.020	0.022		
N <sup>3</sup>		8			8 8			

#### Notes

- 1. Use millimeters as the primary measurement.
- 2. Dimensioning and tolerances conform to ASME Y14.5 M 1994.
- 3. N is the number of terminals.
- 4. Package warpage max. 0.08 mm.
- 5. The pin 1 identifier must be existed on the top surface of the package by using indentation mark or other feature of package body.
- 6. Exact shape and size of this feature is optional.


ECN: T15-0225-Rev. A, 18-May-15

DWG: 6041

Revision: 18-May-15 1 Document Number: 67859



# Recommended Minimum PADs for PowerPAK® 8 mm x 8 mm



Dimensions in millimeters



## **Legal Disclaimer Notice**

Vishay

## **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

# **Material Category Policy**

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.

Revision: 02-Oct-12 Document Number: 91000